Explore projects

This lab will provide the process to encrypt and authenticate the Xilinx Zynqmp boot images.

Instructions for getting setup to use TVM with Zynq UltraScale+ devices.

This lab will focus on applying U-Boot modifications to a 2021.1 Xilinx Yocto image created with the Xilinx Yocto Manifest.

Example design for generating live video input from the PL to the PS DisplayPort subsystem.

This lab will document the process for running an application on the secondary real-time r5 processor (RPU1) using split mode.

Machine learning example for the ZCU104 with FMC Quad-Camera module from Avnet

Ports of Xilinx TRD reference projects to the Avnet UltraZED UZ7EV SOM + IO Carrier Card

This lab descripts the process of running OpenAMP on the Zynq and Zynq Ultrascale+ MPSoC utilizing APUs and RPUs.

This GitLab repository demonstrates the process of creating an application SDK for cross-compiling applications. The compiled applications can then be copied onto an SD card root filesystem (rootFS) for testing.

Yocto meta-layer for MaaXBoard/Mini/Nano

The gitlab will demonstrate the process of creating a meta-user recipe to build custom R5 RPU applications.