Power Reduction Strategies for Xilinx MPSoCs